본문 바로가기 주메뉴 바로가기
국회도서관 홈으로 정보검색 소장정보 검색

초록보기

This work presents a low-jitter ring-oscillator-based digital PLL (RO-DPLL). To achieve low jitter, the proposed RO-DPLL used calibration techniques to optimize the gain of the Proportional-path (P-path) and Integral-path (I-path) in the digital-loop-filter (DLF) simultaneously. Since the effect of flicker noise increases as the frequency increases, the frequency drift of the RO-DPLL becomes more severe in the operation of the RO-DPLL. Thus, it is critical to calibrate the gain of the I-path to an optimal value because I-path of DLF compensates for the frequency error of the PLL. Moreover, the optimally-spaced time-to-digital-converter (OS-TDC) with the threshold calibrator provides sufficient information, supporting the efficient operation of the calibrators. Due to the use of the P/I-path co-optimization (PICO) and OS-TDC with calibrator, the proposed RO-DPLL achieved the rms jitter of 343 fs and the reference spur of –65dBc. And, its FoMjitter,N was –258.5 dBc, comparable to the state-of-the-art RO-based analog PLLs.

권호기사

권호기사 목록 테이블로 기사명, 저자명, 페이지, 원문, 기사목차 순으로 되어있습니다.
기사명 저자명 페이지 원문 목차
(An) ultra low-power low-noise neural signal acquisition amplifier for ECoG applications Jin-Young Son, Hyouk-Kyu Cha p. [1-5]

(A) low-jitter ring-DCO-based digital PLL using P/I-gain co-optimization and optimally spaced TDC for flicker-noise reduction Chanwoong Hwang, Hangi Park, Yongsun Lee, Taeho Seong, Jaehyouk Choi p. [1-7]

(A) novel CMOS optoelectronic receiver IC for elder-care LiDAR sensors Ji-Eun Joo, Yu Hu, Myung-Jae Lee, Sung Min Park p. [1-4]

Auto-ranging DSM-ADC and LED communication for whole-life neural recording module Jaeouk Cho, Geunchang Seong, Hongkyun Kim, Dongyeol Seok, Chul Kim p. [1-6]

(A) design of a communication processor for implementing local network in zonal architecture Kwonneung Cho, Kwanghyun Go, Seongmo An, Seung Eun Lee p. [1-6]

(A) fully integrated circuit for high current multiple-output Jeong Myeong Kim, Wan Yeong Jung p. [1-5]

K-band CMOS high-power harmonic response rectifier for nonlinear detection based wireless power transfer Jisu Kim, Juntaek Oh p. [1-5]

Capless low-dropout regulator with voltage damper and body bias feedback with fast transient response Jae Eun Kim, Yong Sin Kim p. [1-5]

(An) energy-efficient Buck-Boost converter for mobile applications Sunghae Kim, Jaeduk Han p. [1-5]