본문 바로가기 주메뉴 바로가기
국회도서관 홈으로 정보검색 소장정보 검색

초록보기

This paper proposes the design of power management integrated circuit (PMIC) within the active EMI filter (AEF). The buck converter has been implemented with AEF circuit. The designed IC is fabricated by TSMC 180nm BCD process. Semiconductor layout design including the above PWM signal generation circuit, 45V Power NDMOS and gate driver, and the overall size of the Buck converter is 2500µm*2500µm. The performance of the buck converter has been measured by oscilloscope after chip on board (COB) process. Input voltage range was 15v to 36v to generate 12V, and peak efficiency was measured as 66%. The AEF achieves better noise attenuation performance than 2stage L-C passive EMI filter (PEF) as about 6dB at 150khz, and the designed 1stage AEF totally attenuates 36dB from the bare noise without any resonance peak at over 1Mhz unlike the case of 2 stage L-C PEF. The active EMI filter with PMIC has been achieved better performance than larger size of passive EMI filter.

권호기사

권호기사 목록 테이블로 기사명, 저자명, 페이지, 원문, 기사목차 순으로 되어있습니다.
기사명 저자명 페이지 원문 목차
Design of power management integrate circuit implemented at the active EMI filter Sangyeong Jeong, Jingook Kim p. [1-6]

(A) low power mixed signal convolutional neural network for deep learning SoC Malik Summair Asghar, Syed Asmat Ali Shah, Hyung Won Kim p. [1-6]

Blood glucose monitoring and communicative implantable chip using a wireless power transfer Hyeonkeon Lee, Honghyeon Park, Sanghoek Kim p. [1-7]

D-band high gain and wide bandwidth power amplifier design in 65nm CMOS adopting dual-peak Gmax technique Hyo-Ryeong Jeon, Sang-Gug Lee p. [1-5]

Ultra-wideband pulse generator with simultaneous optimization of sidelobe suppression and essential bandwidth Hafiz Usman Mahmood, Jusung Kim, Sang-Gug Lee p. [1-6]

(A) low-ripple charge pump based on a parallelized ring oscillator with latches Woo Jin Jang, Yeon Jae Shin, Jung Hyup Lee p. [1-6]

Design of a continuous-time delta-sigma modulator for bio-signal acquisition Ye-Dam Kim, Seung-Tak Ryu p. [1-6]

9-bit 500-MS/s pipelined SAR ADC using dynamic amplifier with background calibration Soohoon Lee, Hyeonsik Kim, Jintae Kim p. [1-7]