본문 바로가기 주메뉴 바로가기
국회도서관 홈으로 정보검색 소장정보 검색

초록보기

Flip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS.

권호기사

권호기사 목록 테이블로 기사명, 저자명, 페이지, 원문, 기사목차 순으로 되어있습니다.
기사명 저자명 페이지 원문 목차
(A) 0.89 μV[rms] noise 93 dB high dynamic range low power 16 channels closed-loop neural recording chip Jae Ouk Cho, Jang Hwan Kim, Jun Tae Jang, Hong Kyun Kim, Chul Kim p. [1-6]

(A) 5.8 GHz DSRC wake-up receiver with an intelligent digital controller Yu Sub Sin, Yeon Jun Kim, Jae Bin Kim, Jong Wan Jo, Kang Yoon Lee p. [1-7]

(A) 10 Gbps optical receiver analog front-end and MZM driver in 65nm CMOS Abdul Qahir, Sang Gug Lee p. [1-6]

(A) wideband 60 GHz Gm-boosted up-conversion mixer Cheol So, Song Cheol Hong p. [1-6]

(An) evaluation and comparison of state-of-the-art flip-flops for low-power applications Kyoung Hun Kang, Wan Yeong Jung p. [1-5]

Analysis of the TEG maximum power point tracking operation with continuously scalable-conversion-ratio SC converter Hyun Jin Kim, Chul Woo Kim p. [1-5]

Counter-based frequency discriminator for fine dust sensor Suneui Park, Han Gi Park, Ju Yeop Kim, Joo Eun Bang, Yu Hwan Shin, Jae Hyouk Choi p. [1-5]

Design of InP HBT 230-GHz frequency multiplier chain with a multiplication factor of 18 Sang Ki Min, Woo Yong Keum, Hee Kang Son, Jung Hwan Yoo, Do Yoon Kim, Jae Sung Rieh p. [1-6]

(A) leakage-tolerant 4.58µJ·ppm2-FoMs reconfigurable RC-to-digital converter for multi-sensor readout Dong Wook Kim, Ho Yeong Han, Jung Hyup Lee p. [1-6]